ITEM #20, CONTINUED: paths use transformation rules designed to produce parallel structures containing multidimensional lattices. These lattices are then transformed into structures containing trees in some cases. In other cases the lattice structure is better and is retained. In yet other cases the lattice structure is modified to make a better lattice structure. The object of ewm research is the development of programming knowledge for the synthesis of concurrent programs. In this final report we describe techniques for synthesizing efficient parallel structures from high level specifications of a problem. These structures contain collections of trees interconnected in various ways. We examine an apparently diverse group of problems and show that they all have properties in common that allow these syntheses to be performed using only a few synthesis rules. Viatlsojespe some alternative syntheses for some structures. Some of the synthesis paths use transformation rules designed to produce parallel structures containing multidimensional lattices. These lattices are then transformed into structures containing trees in some cases. In other cases the lattice structure is better and is retained. In yet other cases the lattice structure is modified to make a better lattice structure.
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Introduction
The purpose of this report is to explore certain aspects of generating parallel computation structures from high-level specifications. To study this problem we will use a series of classical problems from computer science and show how efcient implementations could be produced semiautomatically or automatically. We are designing TR.^NsCoNS, the TRANSformational CoNcurrency Synthesiser, to reduce to practice the principles we enunciate in this report. TRANSCONS will require a theorem prover. Earlier versions of the system will use human assistance to replace or supplement a theorem prover. This assistance takes the form of allowing the system to ask the user to assert a critical theorem or axiom.
112.l Motivation
The system we describe in this report accepts high-level descriptions of a problem and will produces a description of a parallel structure to the topology level. It does not describe the layouts of individual processors on a VLSI 'chip* or wafer, but the structures produced are simple and regular enough that the problem of producing layouts is tractable.
Parallel structure synthesis can be used in several ways:
' to set up routing in a general purpose parallel computer such as the Ultracomputer [Sehwats-80] or the Universal Parallel Computer [GaiPaul-S3
• to design custom VLSI
• to control the configuration phase of Wafer Scale Integration.
In particular, we have studied the feassbility of the following:
' "classical' array problems, among them polynomial-time dynamic programming • systolic array problems such as matrix multiplication, polynomial evaluation, convolution
s search problems such as pattern matching, unification (part of Inference), and combinatorial space search.
Outline of TPANSCONS
TR4NsCoNS is intended to synthesise parallel structures, first semiautomatically and then automatically. The final result is a synthesis system with an efficiency expert [Kant-Tg] that estimates processor and memory cost as well as time. TRANsCoNS asks for little manual assistance (depending on the power of the currently integrated theorem prover).
We have previously explored techniques that produce lattice structures. These intrinsically take linear time (in the extent of one of the dimensions of the problem) to compute their function. We now consider the synthesis of tree structures, in which it is reasonable to hope for solutions to problems in logarithmic time,
In this report we discuss the synthesis of tree structures from structures consisting of chains of processors carrying data in a bucket brigade manner from one end to the other, and from raw specifications using a general divide-and-conquer formulation. We also discuss the synthesis of a certain systolic structure from the chain. Additionally, we describe relationships between parallel implementations of data redistribution problems, prefix summation problems, classification problems, and substring matching. We show how these problems are related and we show uniform techniques for producing good parallel structures for all of these problems. The programming language V, in which TRANSCONS, its inputs, and its outputs are written, is a wide spectrum language that can specify conceptual schemata, specifications, low-level programs, program transformation rules, and (with some special extensions) processor interconnections. As far as V is used in this report it will be self-explanatory. The PROCESSORS statement, used to specify multiple processors and interconnections, will be described in some detail in the Appendix.
13
Redistributional Problems -Broadcast, Census, Up-and-Down
In this section we consider the class of problems in which data are either available at a central source and where there is an opportunity to simultaneously operate on this data at multiple sites, or where data are available at diverse sources and where it is necessary to summarize this data in a single place. We also consider problems which combine these features.
We start with a high-level specification for a given problem. In the synthesis process we develop a low level specification which is functionally equivalent, but which exhibits concurrency and which describes the programs to be run on the various processors.
Suppose we have a broadcast problem. A naive solution to this problem is a chain of processors. See Figure 2 . In XKI.8-3] we studied a formal method to obtain such a configuration from the high level problem specification. An analogous technique can produce a chain in the reverse direction (see Figure 3) for computing, for example, the sum over a list. Here the desired value is computed incrementally, and the partial sum is passed from one processor to the next. In each processor a new contribution is added in.
ET5==-=-.
... ---=-=OUTPUT These structures are no faster than linear in the size of the problem. We explore ways to improve this.
T ANsCo.NS can be described in a diagram as follows: We study the restructuring transformations of the second step.
Js.1 Broadcasts
In this subsection we discuss the problem of deriving an efficient parallel structure for broadcasting. There are three alternative paths: A simple version, the bucket brigade chain of Figure 2 , can be inproved to a tree; the chain can be improved into a systolic array; and the tree structure can be synthesised by divide and conquer. The first two methods will be described below, and the third will be discussed in a later section.
Bottom-Up Synthesis of a Tree from a Chain
This first synthesis path restructures a bucket brigade chain into a functionally equivalent tree. It does this one level at a time. The arity of the tree is arbitrary, but for clarity we will describe the process of synthesizing binary trees.
Balanced trees can be built from chains in the following manner:
P Introduce a chain of new processors half the length of the old.
P Forge a connection from each element i of the new chain to (a): element 2i or (b): elements 2i and 2i + 1 of the old.
I Unless they are needed for another purpose, (a): cut all the links of the old chain or (b): cut links between elements 2 + and 2i + 2 of the old chain.
P The first element of the old chain received the information to send down the chain over a link. Cut that link and forge a link from its source to the first node of the new chain.
9 Iteratively apply this transformation to the new chain until it consists of a single node. The formal transformation rule contains parts which guarantee applicability and assert the existence of certain functions between old and new chain indices. This is discussed in detail in the Appendix. The above outline describes two variants of the transformation, a and b. In one variant, a, all of the links of the original chain are cut, and we achieve a balanced binary tree (see Figure 4 ). In the other variant, b, only one of the links from the new chain to the old chain is forged, and the link from the linked-to old chain element to its successor is not cut. See Figure 5 . In this case we achieve a slightly unbalanced tree, but the depth of the tree is the same. The entire structure takes 25% fewer nodes than the one of Figure 4 . To pay for this nodes such as P1 must be able to relay messages as well as compute; formerly they would have only needed to compute.
It is evident that the new parallel structures are functionally equivalent to the old, and that they are faster. Any node reachable from the broadcast source in the old parallel structure is reachable in the new one, and the path length is asymptotically half the length. There is no consideration of a bottleneck here, because we are assuming that the same data is received by all of the leaf processors, so all of the internal nodes receive a single value (or the same set of values) and can duplicate that value for their children.
• .IT".. Step 1 of a Transformation Into an Unbalanced Tree
The transformation of Figure 5 leaves corner nodes (marked *) buried at all levels of the tree; not merely just above the leaves. These nodes eventually have in-degree-=1 and out-degree=1. They can be easily removed, resulting in the 25% saving mentioned above.
Systolic Structure Synthesis
We now study distributional problems preferably implemented by a systolic array. For a specific example, suppose we are evaluating
; may be enumerated in any order and suppose that I and. nare of the same order of magnitude, or that all of the B-values are in a single place and we choose not to distribute them. A systolic structure is preferable to a tree.
Consider the structure below:
•. We explicate the I partial sums, using virtualisation. This creates a separate processor for each step in the summation process for each of the B-values This parallel 3tructure is better than the one of Figure 6 because it does not imme. .--*%uous requirements on the I/O capabilities of the system. In Figure 6 it is not shown bow B-vaue -t to the various Bi. If this were shown we would see that the assumption was made either that thbroadcast problem was embedded in a larger problem that allows the data to already be there or that all n B-processors HEAR the I/O processor. The systolic array shown above allows the I/O processors to be connected to only a single processor.
A formal presentation of these techniques, called virtualisation and aggregation, can be found n [King-83$.
Census Functions
Trees perform broadcast operations well. They can also be used to compute a class of functions called Census Functions (see [LlpVa-11). Examples of census functions include E, fl, min, and ftnd the largest subarray of the array that contains a single value'. These have in common that they are functions on a string 01, 02, ... , a. which can be grouped in an arbitrary manner.
It is possible to perform a census function by using a collection chain (shown in Figure 3) . It is always possible to replace such a structure by a tree structure which replaces the task of taking the census operation on a string of length n by the task of taking the census operation on a string of 'sums" whose length is n/2. The structure of the transformation is the same as the one for broadcasts, making adjustments for the fact that the data have to flow upwards in the tree, and that if a segment of the original chain is allowed to remain than the link tying it to the higher level chain has to be attached to the end of the segment. TRANSCONS contains transformations for census functions as well a broadcasts, but in the interests of brevity these are not presented. The correctness of these transformations is proved in a similar manner to that of the broadcast transformations.
14 User-Anisted Aggregation
In the previous section we presented methods for generating parallel structures with a tree of communication links. In this section we use the results of that section as a building block as we develop techniques to solve problems such as the normalisation of a set of numbers, standard deviation, and marking the largest interval of elements of a vector that satisfy a given predicate. Them problems have in common that information must travel both from a central point to the elements of an array, and vice verae.
The naive method of combining two applications of the techniques of the previous section would yield a pair of trees, one with upward communication links and one with downward ones. This uses 5O% more nodes than the problem really requires, and it would be desirable to merge these trees in the obvious manner. This involves a new form of aggegation, different from that used to merge diagonal collections of processors in the previous subsection. There, the nodes that were combined had conceptually very similar roles. Here, this will not be the case. We therefore need to merge processors in more general ways than previously.
I' __
UsIS.ASsST2o AGOGORATION
In examples such as normalization the aggregation is fairly simple to L-nd. In more general cases such as those that arise from graph problems, however, this would not be so easy. Finding aggregations across 'family' boundaries can be difcult because of the large number of possibilities involved. Human interventic! is necessary here; automation is difcult for the following reasons:
I The bounds of arrays are oftem arbitrary.
b There are many aggregations availabie; it is not clear which are useful.
I It is not uncommon for two logical data to share parts of an array.
s It is possible for one array to match the combination of two others.
For these reasons, TRANSCONS understands the AGGREGATE statement, of the form:
HAS..;
This statement is a parameterized statement. The iters is a predicate defining permissible bindings of the variables in the list bound. It means that those processors in the set Psetb..,.d (which is a set-valued expression) are aggregated (i.e. identified to form a single processor named Naneb,,.,d) for each binding of the Tariabies in bound that is permitted by the predicates in iters. It is explicitly permitted that the set-valued expression can include enumerated elements and explicit setformers.
The HAS, REARS and USES elements are analogous to those of a PROCESSORS statement (see Appendix), although in an AGGREGATE statement there can be more than one HAS clause. HEARS clauses are associated with specific HAS clauses.
W en the user provides such assistance searching a potentially enormous set of possible interfamily aggregations is avoided. TRANSCONS's abilities are used to check the validity -f the user-proposed aggregation.
The following consistency checking is performed on AGGREGATE declarations: (i) formally specified conditions:
• Paet is disjoint for all distinct settings of bound and for all settings of the respective bounds for two AGGREGATE statements.
• Name((speciflc bound)) HAS (array element) if B.P(F)EPset((specific bound)) that HAS (array element).
if Pname2=Name, then V bound st. itera, bound2=F(bound), bound & bound2:
(meaning that the REARS clauses of the AGGREGATE statement are those induced by the underlying processors);
(ii) informally specified conditions:
9 The order of total amount of computation done by processors underlying a given node does not exceed the length of the longest chain.
, It is not true that A REARS B and B REARS A for the same USES datum. (But violation of this condition is likely to imply violation of others)
A simple example of the utility of the AGGREGATE statement can be the aggregation of corresponding nodes in two balanced binary trees; one resulting from the identification of a broadcast problem and one from the identification of a census function on the same data.
In this section we will use the divide and conquer scheme to derive a method for performing a parallel prefix computation. To be concrete we use summation in what follows, although th, methods described are general.
1;5.1 Introduction to the Problem
Consider the problem of forming the vector of partial sums of the form Vi, O < i < n-l:vj 4-z-o .v (summation in place). The naive solution to this problem is (declarations omitted)
.. , n-1)) do Vi -total -total -4-V 1 od which does allow taking advantage of the cumulative nature of the calculation (i.e. that -:;-oa a + 2,). Probably the best route for deriving the latter from the former is formal differentiation [Palge-TVg. The induction variables are V9 and a new variable which also receives the value of v' in the second line of the first fragment.
We build a structure that binds the vector together using a balanced binary tree. Each of the leaf nodes stas by sending its value to its parent. Each internal node accepts a value from its left son and sends that value to its right son. It also adds the values from its two sons and sends that to its parent. All internal nodes, when they receive a value from their parent, send it to their two children. All leaf nodes add any values received from their parent into their contents. See Figure 7 . This structure is best built by a divide-and-conquer scheme. Figure 7 . Internal Structure of a Prefix Computation Network Our model should be distinguished from the 'standard' one for parallel prefix circuits (see for example, IFlch-831 and (LadFlol-80]) because we permit nodes to be reused and because we require the itk element of the answer to be developed in the same place as the ilh element of the input vector. In the cited previous work the circuit was a combinatorial network without memory, i.e. it was required to be a directed acyclic graph and no node would be reused.
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The Divide-and-Conquer Formulation
We will derive the tree architecture using a divide and conquer scheme. In what follows, we will use divide and conquer twice. We will specify the unary function F(l) in terms of the divide and conquer scheme and a binary infix operator 8 G) 1 which adds s to each element of the vector !.
G. CLA EIZCAUTON PROBLBUS
P
(The operation is assumed to 'e addition for concreteness, but the method is general.) We will then specify (.
The general binary divide and conquer formulation can be described thus: (= is function definition)
V MIf IV!--1 then 0
when 0'1 ew=V ad iv'i it" + which is n instance of the standard divide-and-conquer scheme. It remains to specify the function Combine.
In prefix summation the Combine operaticn is concatenation of the two vectors, except that the sum of the elements of the left vector have to be added to the right vector. The sum of the elements in the left vector is always the left vector's last element.
So Combine must look like this, to update the right half of the concatenated string:
Combine(V, a) =_ V 11 vjgj (D l
where e adds a scalar to each element of a vector. E is, itself, not an atomic operation; it has to be specified. We can define it as follows: 
Classification Problems
We are exploring some classifications problems. Specifically, we want fast concurrent solutions to two problems in which there is defined an equivalence relationship on elements of a vector and it is desired to mark a representative of each class induced by the partition implied by the equivalence relationship.
There are two variations of this problem. In one variation, Ordered Classification, there is a total ordering on the equivalence classes and any representative of one class can be compared with a representative of the same or another class quickly. In this case, it is obviously correct to sort the data and find the intervals. In the other variation, Unordered Classification, no such total ordering . exists or can be efficiently computed. It is therefore necessary to test the equivalence of every element of the vector directly against every other element. This can still be done swiftly, but it requires more processors to do these comparisons.
It is easy to see* that a total ordering can be imposed whenever equivalence can be tested, but it appears that the cost could be immense t .
The domain of the problem can be G6del-numbered. In fact, any internal representation scheme of elements of the domain imposes such a numbering. Order elements of the domain by the smallest (under this numbering) element equivalent to a given element under integer comparison (or leicographic comparison if a variable-length internal representation is being used).
tSuppoe the equivalence test costs *(F(l) whe I is the length of this representation. Clearly flo > 0().
The minimal representation equivalent to a given item can be found by a search in O(F(l)2'*s). It is not obvious how so do better.
J56.1 Ordered Classification
In this problem the desirable approach is to sort the input vector, find adjacent clumps of equivalent elements, and mark the first element of each clump. There are three significant tasks in this; the discovery that sorting is desirable, the provision of a sorting parallel structure, and the marking of first elements of clumps.
There is a parallel structure that sorts in O(logu) using O(nlogn) processors, but the constants are high tAKS-U]. There is another parallel structure that sorts in (log 2 n) on 0(n) processors
There is a parallel structure that usually sorts in O(log n) on 0(n) processors, but it has a possibility of failure [RelfVal-S21. (This probability tends to zero rapidly as the constants or the problem size increase.)
It may be that there is a relation .5 such that z _( p V Y _5 z, that z A Y ^ z z and that _< may appear in the resulting parallel structure. If TRANSCONS is presented such an instance of Classification, it will explore synthesis paths consisting of a sort followed by a prefix computation, and it will also explore a parallel structure similar to the one described in the next subsection. It will try to select the more efficient one, which will be the sort and prefix structure in exactly those cases where there is an efciently computable well ordering. There are therefore two pieces of knowledge that are part of TRANSCoNS:
• the knowledge that a sort should be considered if the data are well ordered, and
• knowledge of several ways to perform a sort, and the tradeoffs involved.
i16.3 Unordered Classification
When there is no convenient ordering in a classification problem, TRANSCONS explores two alternative parallel structures. One is fast but uses many processors; the other is slower but uses fewer processors.
The first structure is based on Leighton's Mesh of Trees [Lelghton-S1. In this arrangement a rectangular set of processors exists and each processor is responsible for comparing an element of the problem array with a (generally) different element of the same array and deciding which nodes it knows to be redundant on that basis.
One of the sets of trees, call it the horizontal set, is responsible for distributing the data properly to rows of nodes. The data are then propagated to the roots of the vertical set of trees, and then to the vertical nodes. The sh element is then in row i and in column i, to element i, j of the rectangular array of processors can determine whether elements i and j are equivalent. This information is propagated up one of the sets of trees and is used to mark the roots of such a set. The processor count is 0(n 2 ) and the time is 0(log n). Note that this is an example of a combination of the census and broadcast techniques.
A trick is available to reduce the number of processors to f(n 2 / log n), clearly the best available in that time because of the number of comparisons that have to be made. Instead of n columns, n/log n columns can be provided. Each node is responsible for performing log n comparisons instead of just one, but this only slows the process by a constant factor. The other structure is slower but uses fewer processors. It can be synthesized by straightforward use of aggregation on the larger structure (where the larger structure uses chains instead of trees).
I CoNcLUVs1ONs
It is clear that if the length of the pattern is I and that of the text is m, then the simple method of trying every possible position of the pattern within the text will use ml comparisons. produces a parallel structure in which chains will be created in two mutualy orthogonal directions corresponding to the two dimensions of equal (to distribute S and S' characters), and along each 450 diagonal (to collect information for the A ... operation).
There will be three collections of trees. One will be 'horisontal" and a second 'vertical' in the lattice of leaf processors. These sets derive from the distribution problem inherent in this approach to pattern matching. A third collection of trees is diagonal. Its source is one of the census problem represented by the A of the specification. There is another tree connecting the root nodes of the diagonal trees; it derives from the min census function.
is Conclusions
In this paper we have explored the problem of communication among a large number of processors when the nature of the problem is such that either large amounts of data must be summarised in a single proceqsor, small amounts of data must be distributed among many processors. We have also explored combinations of these techniques. By design, TRANSCONS is able to combine these techniques and others to produce elcient parallel structures from high-level specifications.
We have also explored some of the elficiency issues that must be considered. A systolic array can be the best parallel structure for one of these problems. Advanced versions of TRANSCoNS detect these cases and synthesise that better implementation.
We conclude that the problem of producing efficient parallel structures for the class of problems discussed in this paper is amenable to automation through the use of a transformational system. We are now completing the design of and implementing TRANSCONS, a teitbed for these techniques and (hopefully) a practical result when completed.
Technical Appendix
JA.1 Description of the PROCESSORS Statement
The concurrent V language includes a PROCESSORS statement to specify concurrency.
Any part of the PROCESSORS statement except the processors definition clause can be made conditional (evaluable at 'compile time*). The HAS clause describes data that a given processor is responsible for. The HEARS clause defines "wires" that can be used to receive signals from other processors. The USES clauses attached to a given HEARS clause define data that are expected to arrive on the corresponding wire. This is useful to detect groups of wires that allow a signal to propagate from one processor to another one that is not directly connected to it, and it helps to define the internal program of that processor by defining an allocation of space in an internal table associated with that wire.
The example below is a PROCESSORS statement. It describes a family of processors named P that comprises half of a square array, cut along a main diagonal. Each processor P,. in this family HAS (is responsible for computing) an array element A4,,. The processors along one of the edges of the original square HEAR (receive a connection from) a processor named Q (which is a family containing one element) because the 1 th element of that edge USES (needs the value of) array element vt. Similarly, Pl , HEARS PI,.-I because it USES A 4 , for any 1 : k < m-1-. We call the USES clause(s) attached to a HEARS claus the motipseon() for that HEARS clause.
Observe that the processors as nodes and the HEARS clauses as edges constitute a graph. If a processor HEARS another processor for a USE of a value there must be a path from the processor that HAS that value to the processor that USES it, and the last edge of that path must be the REARS clause attached to the USES clause. b that we indeed have a chain, i.e. that there is a first processor, a last processor, and a unique path from the Ant to the last that includes all of the processors that we claim are in the chain.
If m=1 then HEARS Q (USES uj
• • F has an inverse. (This allows us to compute the processors given their places in named chains.)
• We can enumerate the chains, i.e. we can write an enumeration that gets all V such that F-1(((, V))) exists.
• Given V, it's possible to determine how high i gets such that ((i, v) ) is in the range of F for valid processor id's.
In terms of the notation we use for parallel structures, this is performed using the following steps:
9 Build a new PROCESSORS statement declaring that family P' mentioned below. It needs to use the domain finding function described in the last group of items. It HAS the values desired by the chain.
m Provide this new PROCESSORS statement with a chain connecting the nodes in linear order. This will certainly be possible; the first part of the processor index exposes the linearity explicitly.
s Cut the chain between n-sised clusters of nodes in the chain, unless there is another need for these links. This can be accomplished in the following manner:
o The REARS clause of the chain has a USES clause or clauses referring to the values that are being passed down the chain. If we need a parallel structure that uses fewer nodes (see discussion below) attach a condition to the uses clause(s) for these values that inhibits them for procssors with index a for which F(a)= ((i, V) ) and i is a multiple of n. If a straight balanced tree is acceptable, eliminate the uses clause(s) completely. It is only reasonable to use the Ofewer nodes' parallel structure when n=2.
P Fabricate a new REARS clause that hears a processor P,/., v for all processors meeting the above condition. P' is a new family. Let this REARS clause have a USES clause that uses the value(s) described above.
• Attach conditions to the chain's REARS clause that inhibits HEARing if none of the conditions on any of its USES clauses is active. (This will eliminate a wire if the only purpose of the chain was its bucket brigade function.)
9-
The first processor of each chain has to HEAR the same processor that was formerly HEARd by the first processor of the original chain.
• repeat as necessary.
3CKWICAL APPZNDZX
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The implementation of this transformation in TL4LNSCOr4S rules is as follows:
(rule Halve-.Chamn (cc) transferm **:'PROGRAM4 A Old-Ps:FPROCESSORS PP(bounds) vary' itera has AA(bounda2) iters2; Vt P(bounds) then HEARS PP(F(bound))(USES BB(jjl);
A OldP Ec A (THEOREM ((F(A)=F(B)) = A=B))
;1-1
A (THEOREM ((F(A)=B) = A=(B)))
;has inverse A (THEOREM ((G(i, V) 
=A) ce G(i + 1, V)=P(A)))
,lineazzzable
A (THEOREM ((G(i, V)=G(j, W)) =* i=j A V=%)
linearization is I-I A (THEOREM (P(A) 4* 3 V 10(0, V)=A)) ;and starts from 0 A (THEOREM ((P(G(0, V)) = P(G(1, V)) The conditions on correctness are checked by the THEOREM assertions.
The other option discussed in that section, the use of the next-to-the-leaves nodes to puss data and * compute simultaneously, requires different rules, shown belowRules for THIS change have been omitted for brevity.
JA.3 Creation of a Systolic Structure for Broadcast
We can synthesis, a systolic parallel structure from the base form of the broadcast specification by assigning a singles processor to each recipient of the broadcast, for each such processor assignn a column of processors so one is available for each stae of the broadcasting, and then combining diagonal sets of processors into new, single processors in a manner that will be detailed below. We start 'With:
*INPUT ARRAY yj -,..,1 INPUT ARRAY bke{1..n)s OUTPUT ARRAY eig, kE{1,. -,n ARRAY isterall,h C(1,. .. a) E{,.,sdo
